Título:
|
Online error detection and correction of erratic bits in register files
|
Autor/a:
|
Vera Rivera, Francisco Javier; Abella Ferrer, Jaume; Carretero Casado, Javier Sebastián; Chaparro Valero, Pedro Alonso; González Colás, Antonio María
|
Otros autores:
|
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
Abstract:
|
Aggressive voltage scaling needed for low power in each new process generation causes large deviations in the threshold voltage of minimally sized devices of the 6T SRAM
cell. Gate oxide scaling can cause large transient gate leakage (a trap in the gate oxide), which is known as the erratic bits
phenomena.
Register file protection is necessary to prevent errors from quickly spreading to different parts of the system, which may
cause applications to crash or silent data corruption. This paper proposes a simple and cost-effective mechanism that increases the resiliency of the register files to erratic bits. Our mechanism detects those registers that have erratic bits, recovers from the
error and quarantines the faulty register. After the quarantine period, it is able to detect whether they are fully operational with low overhead. |
Materia(s):
|
-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -CMOS integrated circuits -Errors (Computer sience) -Errors -- Processament de dades |
Derechos:
|
|
Tipo de documento:
|
Artículo - Versión publicada Objeto de conferencia |
Compartir:
|
|