Title:
|
Investigation of power dissipation in Cmos Adder Circuits
|
Author:
|
Dobarro Suazo, Juan Pablo
|
Other authors:
|
Heandry, David |
Abstract:
|
This investigation reports on the power dissipation of different CMOS adders implementations. Analyzing the causes of power dissipation such us leakage current, switching currents and short-circuits currents in CMOS is the starting point for minimizing power consumption. Reviewing the literature to find out the circuits that have been proposed to reduced power dissipation is a main aim as well. Simulation of a number of these circuits for both various data inputs and also for two different process geometries will lead us to compare the structures and attempt to detect trends. |
Abstract:
|
Outgoing |
Subject(s):
|
-Àrees temàtiques de la UPC::Enginyeria electrònica::Components electrònics -Metal oxide semiconductors, Complementary -Energy consumption -Metall-òxid-semiconductors complementaris -Energia -- Consum |
Rights:
|
|
Document type:
|
Bachelor Thesis |
Published by:
|
Universitat Politècnica de Catalunya; University of Aberdeen
|
Share:
|
|