Title:
|
Dynamic software randomisation: Lessons learnec from an aerospace case study
|
Author:
|
Cros, Fabrice; Kosmidis, Leonidas; Wartel, Franck; Morales, David; Abella, Jaume; Broster, Ian; Cazorla, Francisco J.
|
Other authors:
|
Barcelona Supercomputing Center |
Abstract:
|
Timing Validation and Verification (V&V) is an important step in real-time system design, in which a system's timing behaviour is assessed via Worst Case Execution Time (WCET) estimation and scheduling analysis. For WCET estimation, measurement-based timing analysis (MBTA) techniques are widely-used and well-established in industrial environments. However, the advent of complex processors makes it more difficult for the user to provide evidence that the software is tested under stress conditions representative of those at system operation. Measurement-Based Probabilistic Timing Analysis (MBPTA) is a variant of MBTA followed by the PROXIMA European Project that facilitates formulating this representativeness argument. MBPTA requires certain properties to be applicable, which can be obtained by selectively injecting randomisation in platform's timing behaviour via hardware or software means. In this paper, we assess the effectiveness of the PROXIMA's dynamic software randomisation (DSR) with a space industrial case study executed on a real unmodified hardware platform and an industrial operating system. We present the challenges faced in its development, in order to achieve MBPTA compliance and the lessons learned from this process. Our results, obtained using a commercial timing analysis tool, indicate that DSR does not impact the average performance of the application, while it enables the use of MBPTA. This results in tighter pWCET estimates compared to current industrial practice. |
Abstract:
|
The research leading to these results has received funding from the European Community’s FP7 [FP7/2007-2013] under
the PROXIMA Project (www.proxima-project.eu), grant agreement no 611085. This work has also been partially supported by the Spanish Ministry of Science and Innovation
under grant TIN2015-65316-P and the HiPEAC Network of Excellence. Jaume Abella has been partially supported by the Ministry of Economy and Competitiveness under Ramon y Cajal postdoctoral fellowship number RYC-2013-14717. |
Abstract:
|
Peer Reviewed |
Subject(s):
|
-Àrees temàtiques de la UPC::Enginyeria electrònica -Hardware -Software -Timing circuits--Design and construction--Data processing -Software -Timing -Hardware -Aerospace electronics -Probabilistic logic -Runtime -Jitter -Ordinadors--Dispositius de memòria -Programari |
Rights:
|
|
Document type:
|
Article - Submitted version Conference Object |
Share:
|
|