Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/15366
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor.author | Mauricio Ferré, Juan |
dc.contributor.author | Moll Echeto, Francisco de Borja |
dc.contributor.author | Altet Sanahujes, Josep |
dc.date | 2011 |
dc.identifier.citation | Mauricio, J.; Moll, F.; Altet, J. Monitor strategies for variability reduction considering correlation between power and timing variability. A: IEEE International System On Chip Conference. "Proceedings International SOC Conference". Taipei: IEEE Press. Institute of Electrical and Electronics Engineers, 2011, p. 225-230. |
dc.identifier.citation | 10.1109/SOCC.2011.6085081 |
dc.identifier.uri | http://hdl.handle.net/2117/15366 |
dc.language.iso | eng |
dc.publisher | IEEE Press. Institute of Electrical and Electronics Engineers |
dc.relation | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6085081&tag=1 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència |
dc.subject | Process variations |
dc.subject | Monitor strategies |
dc.subject | On-chip sensors |
dc.subject | Circuits integrats -- CMOS |
dc.title | Monitor strategies for variability reduction considering correlation between power and timing variability |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |