Implementing a hybrid SRAM / eDRAM NUCA architecture

All of RECERCAT

To access the full text documents, please follow this link: http://hdl.handle.net/2117/13932

Title:	Implementing a hybrid SRAM / eDRAM NUCA architecture
Author:	Lira Rueda, Javier; Molina Clemente, Carlos; Brooks, David; González Colás, Antonio María
Other authors:	Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors
Abstract:	In this paper, we propose a hybrid cache architecture that exploits the main features of both memory technologies, speed of SRAM and high density of eDRAM. We demonstrate, that due to the high locality found in emerging applications, a high percentage of data that enters to the on-chip last-level cache are not accessed again before they are replaced
Subject(s):	-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -SRAM chips -NUCA cache -eDRAM module -SRAM chips -DRAM chips
Rights:
Document type:	Article - Draft Report
Share: