To access the full text documents, please follow this link: http://hdl.handle.net/2117/16397
dc.contributor | Universitat Politècnica de Catalunya. Departament de Llenguatges i Sistemes Informàtics |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor.author | Nikitin, Nikita |
dc.contributor.author | Cortadella, Jordi |
dc.date | 2012 |
dc.identifier.citation | Nikitin, N.; Cortadella, J. Static task mapping for tiled chip multiprocessors with multiple voltage islands. A: International Conference on Architecture of Computing Systems. "Architecture of Computing Systems – ARCS 2012. 25th International Conference. Munich, Germany, February 28 – March 2, 2012 Proceedings". Springer Verlag, 2012, p. 50-62. |
dc.identifier.citation | 978-3-642-28293-5 |
dc.identifier.citation | 10.1007/978-3-642-28293-5_5 |
dc.identifier.uri | http://hdl.handle.net/2117/16397 |
dc.language.iso | eng |
dc.publisher | Springer Verlag |
dc.relation | http://rd.springer.com/chapter/10.1007/978-3-642-28293-5_5 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Chip multiprocessing |
dc.subject | Task mapping |
dc.subject | Power management |
dc.subject | Extremal optimization |
dc.subject | Ordinadors -- Consum d'energia |
dc.subject | Multiprocessadors |
dc.title | Static task mapping for tiled chip multiprocessors with multiple voltage islands |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |