To access the full text documents, please follow this link: http://hdl.handle.net/2117/99949
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor.author | San Pedro Martín, Javier de |
dc.contributor.author | Bourgeat, Thomas |
dc.contributor.author | Cortadella, Jordi |
dc.date | 2016 |
dc.identifier.citation | San Pedro, J. de, Bourgeat, T., Cortadella, J. Specification mining for asynchronous controllers. A: IEEE International Symposium on Asynchronous Circuits and Systems. "22nd IEEE International Symposium on Asynchronous Circuits and Systems: 8-11 May 2016 Porto Alegre, Brazil: proceedings". Porto Alegre: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 107-114. |
dc.identifier.citation | 978-1-4673-9007-1 |
dc.identifier.citation | 10.1109/ASYNC.2016.10 |
dc.identifier.uri | http://hdl.handle.net/2117/99949 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org/document/7584900/ |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Logic design |
dc.subject | Asynchronous circuits |
dc.subject | Controllers |
dc.subject | Reverse engineering |
dc.subject | Specification mining |
dc.subject | Asynchronous controllers |
dc.subject | Concurrent specifications |
dc.subject | Signal transition graphs |
dc.subject | 4-phase handshake controllers |
dc.subject | Estructura lògica |
dc.subject | Circuits asíncrons |
dc.title | Specification mining for asynchronous controllers |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |