Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/106197
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Azevedo, Arnaldo |
dc.contributor.author | Juurlink, Ben |
dc.contributor.author | Meenderinck, Cor |
dc.contributor.author | Terechko, Andrei |
dc.contributor.author | Hoogerbrugge, Jan |
dc.contributor.author | Álvarez Mesa, Mauricio |
dc.contributor.author | Ramírez Bellido, Alejandro |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2011 |
dc.identifier.citation | Azevedo, A., Juurlink, B., Meenderinck, C., Terechko, A., Hoogerbrugge, J., Álvarez, M., Ramírez, A., Valero, M. A highly scalable parallel implementation of H.264. "Transactions on HiPEAC", 2011, vol. 4, p. 111-134. |
dc.identifier.citation | 1864-306X |
dc.identifier.citation | 10.1007/978-3-642-24568-8_6 |
dc.identifier.uri | http://hdl.handle.net/2117/106197 |
dc.language.iso | eng |
dc.relation | https://link.springer.com/chapter/10.1007/978-3-642-24568-8_6 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Parallel processing (Electronic computers) |
dc.subject | Embedded computer systems |
dc.subject | Multiprocessors |
dc.subject | Embedded systems |
dc.subject | Entropy |
dc.subject | Multiprocessing systems |
dc.subject | Multithreading |
dc.subject | Parallel architectures |
dc.subject | Processor scheduling |
dc.subject | Video coding |
dc.subject | Processament en paral·lel (Ordinadors) |
dc.subject | Ordinadors immersos, Sistemes d' |
dc.subject | Multiprocessadors |
dc.title | A highly scalable parallel implementation of H.264 |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract | |
dc.description.abstract |