To access the full text documents, please follow this link: http://hdl.handle.net/2117/132804
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor.author | Bufistov, Dmitry |
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | Kishinevsky, Michael |
dc.contributor.author | Sapatnekar, Sachin S. |
dc.date | 2007 |
dc.identifier.citation | Bufistov, D. [et al.]. A general model for performance optimization of sequential systems. A: IEEE/ACM International Conference on Computer-Aided Design. "2007 International Conference on Computer-Aided Design, ICCAD 2007: San Jose, CA, USA, November 5-8, 2007". Institute of Electrical and Electronics Engineers (IEEE), 2007, p. 362-369. |
dc.identifier.citation | 978-1-4244-1381-2 |
dc.identifier.citation | 10.1109/ICCAD.2007.4397291 |
dc.identifier.uri | http://hdl.handle.net/2117/132804 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | https://ieeexplore.ieee.org/document/4397291 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Graph theory |
dc.subject | Integer programming |
dc.subject | Linear programming |
dc.subject | Logic circuits |
dc.subject | Circuit optimisation |
dc.subject | Sequential circuits |
dc.subject | Grafs, Teoria de |
dc.subject | Programació en nombres enters |
dc.subject | Programació lineal |
dc.subject | Circuits lògics |
dc.title | A general model for performance optimization of sequential systems |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |