Per accedir als documents amb el text complet, si us plau, seguiu el següent enllaç: http://hdl.handle.net/2117/168771
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor.author | Fyrigos, Iosif |
dc.contributor.author | Ntinas, Vasileios |
dc.contributor.author | Sirakoulis, Georgios |
dc.contributor.author | Adamatzky, Andrew |
dc.contributor.author | Erokhin, Victor |
dc.contributor.author | Rubio Sola, Jose Antonio |
dc.date | 2019 |
dc.identifier.citation | Fyrigos, I. [et al.]. Wave computing with passive memristive networks. A: IEEE International Symposium on Circuits and Systems. "2019 IEEE International Symposium on Circuits and Systems (ISCAS): proceedings: 26-29 May 2019: Sapporo, Japan". Institute of Electrical and Electronics Engineers (IEEE), 2019, p. 15-19. |
dc.identifier.citation | 978-1-7281-0398-3 |
dc.identifier.citation | 10.1109/ISCAS.2019.8702789 |
dc.identifier.uri | http://hdl.handle.net/2117/168771 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | https://ieeexplore.ieee.org/document/8702789 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Integrated circuits |
dc.subject | Logic circuits |
dc.subject | Wave computing |
dc.subject | Memristors |
dc.subject | Circuits integrats |
dc.subject | Circuits lògics |
dc.title | Wave computing with passive memristive networks |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract | |
dc.description.abstract |