To access the full text documents, please follow this link: http://hdl.handle.net/2117/28039
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat |
dc.contributor.author | Neagu, Madalin |
dc.contributor.author | Miclea, Liviu |
dc.contributor.author | Manich Bou, Salvador |
dc.date | 2015-04-08 |
dc.identifier.citation | Neagu, M.; Miclea, L.; Manich, S. Improving security in cache memory by power efficient scrambling technique. "IET computers and digital techniques", 08 Abril 2015, p. 1-10. |
dc.identifier.citation | 1751-8601 |
dc.identifier.citation | 10.1049/iet-cdt.2014.0030 |
dc.identifier.uri | http://hdl.handle.net/2117/28039 |
dc.language.iso | eng |
dc.relation | http://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2014.0030 |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Seguretat informàtica |
dc.subject | Cache memory -- Security measures |
dc.subject | Computer security |
dc.subject | Integrated circuits -- Security measures |
dc.subject | cache storage |
dc.subject | integrated circuits |
dc.subject | power aware computing |
dc.subject | security of data |
dc.subject | Memòria ràpida de treball (Informàtica) -- Mesures de seguretat |
dc.subject | Seguretat informàtica |
dc.subject | Circuits integrats -- Mesures de seguretat |
dc.title | Improving security in cache memory by power efficient scrambling technique |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/article |
dc.description.abstract |