Response-time analysis of DAG tasks supporting heterogeneous computing

Inicio | ¿Qué es? | Contacto

English | Català

Consultar RECERCAT

Por comunidades y
colecciones Por fecha Por autores Por títulos Por temas (CDU)

Consultar departamento

Por fecha Por autores Por títulos Por temas (CDU)

Estadisticas

Del documento Todo RECERCAT

Mi RECERCAT

Entrar Alertas por correo-e

Directorio de otros repositorios

RECERCAT Principal > Universitat Politècnica de Catalunya > Documents de recerca > Visualizar documento

Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2117/118441

dc.contributor	Barcelona Supercomputing Center
dc.contributor.author	Serrano, Maria A.
dc.contributor.author	Quiñones, Eduardo
dc.date	2018-06-24
dc.identifier.citation	Serrano, M. A.; Quiñones, E. Response-time analysis of DAG tasks supporting heterogeneous computing. A: "DAC '18 Proceedings of the 55th Annual Design Automation Conference". Association for Computing Machinery (ACM), 2018.
dc.identifier.citation	978-1-4503-5700-5
dc.identifier.citation	10.1145/3195970.3196104
dc.identifier.uri	http://hdl.handle.net/2117/118441
dc.language.iso	eng
dc.publisher	Association for Computing Machinery (ACM)
dc.relation	https://dl.acm.org/citation.cfm?doid=3195970.3196104
dc.relation	info:eu-repo/grantAgreement/ES/PE2013-2016/TIN2015-65316-P
dc.rights	info:eu-repo/semantics/openAccess
dc.subject	Àrees temàtiques de la UPC::Enginyeria de la telecomunicació
dc.subject	High performance computing
dc.subject	Parallel programming (Computer science)
dc.subject	Heterogeneous Computing
dc.subject	Hardware
dc.subject	GPU
dc.subject	Parallel programming
dc.subject	Supercomputadors
dc.subject	Programació en paral·lel (Informàtica)
dc.title	Response-time analysis of DAG tasks supporting heterogeneous computing
dc.type	info:eu-repo/semantics/publishedVersion
dc.type	info:eu-repo/semantics/conferenceObject
dc.description.abstract	Hardware platforms are evolving towards parallel and heterogeneous architectures to overcome the increasing necessity of more performance in the real-time domain. Parallel programming models are fundamental to exploit the performance capabilities of these architectures. This paper proposes a novel response time analysis (RTA) for verifying the schedulability of DAG tasks supporting heterogeneous computing. It analyzes the impact of executing part of the DAG in the accelerator device. As a result, the response time upper bound of the system is more precise than the one provided by currently existing RTA targeting homogeneous architectures.
dc.description.abstract	This work is supported by the Spanish Ministry of Science and Innovation under contract TIN2015-65316-P
dc.description.abstract	Peer Reviewed

Mostrar el registro sencillo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Towards an OpenMP Specification for Critical Real-Time Systems

Serrano, Maria A.; Royuela, Sara; Quiñones, Eduardo

Response-time analysis of DAG tasks under fixed priority scheduling with limited preemptions

Serrano, Maria A.; Melani, Alessandra; Bertogna, Marko; Quiñones, Eduardo

A static scheduling approach to enable safety-critical OpenMP applications

Melani, Alessandra; Serrano, Maria A.; Bertogna, Marko; Cerutti, Isabella; Quiñones, Eduardo; Buttazzo, Giorgio

An Analysis of Lazy and Eager Limited Preemption Approaches under DAG-Based Global Fixed Priority Scheduling

Serrano, Maria A.; Melani, Alessandra; Kehr, Sebastian; Bertogna, Marko; Quiñones, Eduardo

A Functional Safety OpenMP∗ for Critical Real-Time Embedded Systems

Royuela, Sara; Duran, Alejandro; Serrano, Maria A.; Quiñones, Eduardo; Martorell, Xavier

Accesibilidad | Aviso legal | Política de Cookies | Documentos de uso interno

Coordinación

Patrocinio