Monitor strategies for variability reduction considering correlation between power and timing variability

All of RECERCAT

To access the full text documents, please follow this link: http://hdl.handle.net/2117/15366

Title:	Monitor strategies for variability reduction considering correlation between power and timing variability
Author:	Mauricio Ferré, Juan; Moll Echeto, Francisco de Borja; Altet Sanahujes, Josep
Other authors:	Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
Abstract:	As CMOS technology scales, Process, Voltage and Temperature (PVT) variations have an increasing impact on, performance and power consumption of the electronic devices. Variability causes an undesirable dispersion of performance parameters and a consequent reduction in parametric yield. Monitor and control techniques based on BB and VS can be used to reduce variability. This paper aims to determine which type of sensor provides a better overall variability reduction by taking into account the correlation between different performance magnitudes: static power, dynamic power and delay.
Abstract:	Peer Reviewed
Subject(s):	-Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència -Process variations -Monitor strategies -On-chip sensors -Circuits integrats -- CMOS
Rights:
Document type:	Article - Published version Conference Object
Published by:	IEEE Press. Institute of Electrical and Electronics Engineers
Share: