To access the full text documents, please follow this link: http://hdl.handle.net/2117/18176
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.contributor.author | Ganapathy, Shrikanth |
dc.contributor.author | Canal Corretger, Ramon |
dc.contributor.author | Alexandrescu, Dan |
dc.contributor.author | Costenaro, Enrico |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.author | Rubio Sola, Jose Antonio |
dc.date | 2012 |
dc.identifier.citation | Ganapathy, S. [et al.]. A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance. A: IEEE International Conference on Computer Design: VLSI in Computers and Processors. "2012 IEEE 30th International Conference on Computer Design (ICCD)". Montreal: IEEE Computer Society Publications, 2012, p. 472-477. |
dc.identifier.citation | 978-1-4673-3050-3 |
dc.identifier.citation | 10.1109/ICCD.2012.6378681 |
dc.identifier.uri | http://hdl.handle.net/2117/18176 |
dc.language.iso | eng |
dc.publisher | IEEE Computer Society Publications |
dc.relation | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6378681&isnumber=6378602 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Components electrònics |
dc.subject | Electronic circuits |
dc.subject | Circuits electrònics |
dc.title | A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |