To access the full text documents, please follow this link: http://hdl.handle.net/2117/24067
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Filgueras Izquierdo, Antonio |
dc.contributor.author | Gil Blasco, Eduard |
dc.contributor.author | Álvarez Martínez, Carlos |
dc.contributor.author | Jiménez González, Daniel |
dc.contributor.author | Martorell Bofill, Xavier |
dc.contributor.author | Langer, Jan |
dc.contributor.author | Noguera Serra, Juan José |
dc.date | 2013 |
dc.identifier.citation | Filgueras, A. [et al.]. Heterogeneous tasking on SMP/FPGA SoCs: The case of OmpSs and the Zynq. A: International Conference on Very Large Scale Integration. "2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC): October 7-9, 2013: Novotel, Istanbul, Turkey". Istanbul: Institute of Electrical and Electronics Engineers (IEEE), 2013, p. 290-291. |
dc.identifier.citation | 978-1-4799-0522-5 |
dc.identifier.citation | 10.1109/VLSI-SoC.2013.6673293 |
dc.identifier.uri | http://hdl.handle.net/2117/24067 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | info:eu-repo/grantAgreement/EC/FP7/287759/EU/High Performance and Embedded Architecture and Compilation/HIPEAC |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Field programmable gate arrays |
dc.subject | Field programmable gate arrays |
dc.subject | System-on-chip |
dc.subject | Matrius de portes programables per l'usuari |
dc.title | Heterogeneous tasking on SMP/FPGA SoCs: The case of OmpSs and the Zynq |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract |