Per accedir als documents amb el text complet, si us plau, seguiu el següent enllaç: http://hdl.handle.net/2117/113961
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Kumar, Rakesh |
dc.contributor.author | Cano, José |
dc.contributor.author | Brankovic, Aleksandar |
dc.contributor.author | Pavlou, Demos |
dc.contributor.author | Stavrou, Kyriakos |
dc.contributor.author | Gibert Codina, Enric |
dc.contributor.author | Martínez, Alejandro |
dc.contributor.author | González Colás, Antonio María |
dc.date | 2017 |
dc.identifier.citation | Kumar, R., Cano, J., Brankovic, A., Pavlou, D., Stavrou, K., Gibert, E., Martínez, A., González, A. HW/SW co-designed processors: Challenges, design choices and a simulation infrastructure for evaluation. A: IEEE International Symposium on Performance Analysis of Systems and Software. "ISPASS 2017: IEEE International Symposium on Performance Analysis of Systems and Software: April 24-25, 2017, Santa Rosa, California". San Francisco, CA: Institute of Electrical and Electronics Engineers (IEEE), 2017, p. 185-194. |
dc.identifier.citation | 978-1-5386-3889-7 |
dc.identifier.citation | 10.1109/ISPASS.2017.7975290 |
dc.identifier.uri | http://hdl.handle.net/2117/113961 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | http://ieeexplore.ieee.org.recursos.biblioteca.upc.edu/abstract/document/7975290 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject | Microprocessors -- Programming |
dc.subject | System design |
dc.subject | Systems engineering |
dc.subject | Hardware-software codesign |
dc.subject | Microprocessor chips |
dc.subject | Performance evaluation |
dc.subject | Microprocessadors -- Programació |
dc.subject | Disseny de sistemes |
dc.subject | Enginyeria de sistemes |
dc.title | HW/SW co-designed processors: Challenges, design choices and a simulation infrastructure for evaluation |
dc.type | info:eu-repo/semantics/submittedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |