To access the full text documents, please follow this link: http://hdl.handle.net/2117/130128
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | Kishinevsky, Michael |
dc.contributor.author | Kondratyev, Alex |
dc.contributor.author | Lavagno, Luciano |
dc.contributor.author | Pastor Llorens, Enric |
dc.contributor.author | Yakovlev, Alex |
dc.date | 1997 |
dc.identifier.citation | Cortadella, J. [et al.]. Decomposition and technology mapping of speed-independent circuits using Boolean relations. A: IEEE/ACM International Conference on Computer-Aided Design. "1997 IEEE/ACM International Conference on Computer-Aided Design: November 9-13, 1997 San Jose, California". Institute of Electrical and Electronics Engineers (IEEE), 1997, p. 220-227. |
dc.identifier.citation | 0-8186-8200-0 |
dc.identifier.citation | 10.1109/ICCAD.1997.643524 |
dc.identifier.uri | http://hdl.handle.net/2117/130128 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | https://ieeexplore-ieee-org.recursos.biblioteca.upc.edu/document/643524 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Asynchronous circuits |
dc.subject | Logic circuits |
dc.subject | Logic design |
dc.subject | Circuit CAD |
dc.subject | Logic gates |
dc.subject | Boolean algebra |
dc.subject | Logic CAD |
dc.subject | Logic partitioning |
dc.subject | Circuits asíncrons |
dc.subject | Circuits lògics |
dc.subject | Estructura lògica |
dc.title | Decomposition and technology mapping of speed-independent circuits using Boolean relations |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |