Title:
|
Automatic microarchitectural pipelining
|
Author:
|
Galcerán Oms, Marc; Cortadella, Jordi; Bufistov, Dmitry; Kishinevsky, Michael
|
Other authors:
|
Universitat Politècnica de Catalunya. Departament de Ciències de la Computació; Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
Abstract:
|
This paper presents a method for automatic microarchitectural pipelining of systems with loops. The original specification is pipelined by performing provably-correct transformations including conversion to a synchronous elastic form, early evaluation, inserting empty buffers, anti-tokens, and retiming. The design exploration is done by solving an optimization problem followed by simulation of solutions. The method is explained on a DLX microprocessor example. The impact of different microarchitectural parameters on the performance is analyzed. |
Abstract:
|
Peer Reviewed |
Subject(s):
|
-Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors -Computers, Pipeline -Microprocessors -- Design and construction -Microarchitecture -Pipeline processing -Counting circuits -Delay -Space exploration -Wires -Design automation -Design optimization -Clocks -Protocols -Microprocessadors -- Disseny i construcció |
Rights:
|
|
Document type:
|
Article - Published version Conference Object |
Published by:
|
Institute of Electrical and Electronics Engineers (IEEE)
|
Share:
|
|