dc.contributor
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.contributor
Barcelona Supercomputing Center
dc.contributor
Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.contributor.author
Caheny, Paul
dc.contributor.author
Álvarez Martí, Lluc
dc.contributor.author
Derradji, Said
dc.contributor.author
Valero Cortés, Mateo
dc.contributor.author
Moretó Planas, Miquel
dc.contributor.author
Casas, Marc
dc.identifier
Caheny, P., Alvarez, L., Derradji, S., Valero, M., Moreto, M., Casas, M. Reducing cache coherence traffic with a NUMA-aware runtime approach. "IEEE transactions on parallel and distributed systems", Maig 2018, vol. 29, núm. 5, p. 1174-1187.
dc.identifier
https://hdl.handle.net/2117/116365
dc.identifier
10.1109/TPDS.2017.2787123
dc.description.abstract
Cache Coherent NUMA (ccNUMA) architectures are a widespread paradigm due to the benefits they provide for scaling core count and memory capacity. Also, the flat memory address space they offer considerably improves programmability. However, ccNUMA architectures require sophisticated and expensive cache coherence protocols to enforce correctness during parallel executions, which trigger a significant amount of on- and off-chip traffic in the system. This paper analyses how coherence traffic may be best constrained in a large, real ccNUMA platform comprising 288 cores through the use of a joint hardware/software approach. For several benchmarks, we study coherence traffic in detail under the influence of an added hierarchical cache layer in the directory protocol combined with runtime managed NUMA-aware scheduling and data allocation techniques to make most efficient use of the added hardware. The effectiveness of this joint approach is demonstrated by speedups of 3.14× to 9.97× and coherence traffic reductions of up to 99% in comparison to NUMA-oblivious scheduling and data allocation.
dc.description.abstract
This work has been supported by the Spanish Government (Severo Ochoa grants SEV2015-0493), by the Spanish Ministry
of Science and Innovation (contracts TIN2015-65316-P), by the Generalitat de Catalunya (contracts 2014-SGR-1051
and 2014-SGR-1272), by the RoMoL ERC Advanced Grant (GA 321253) and the European HiPEAC Network of Excellence.
The Mont-Blanc project receives funding from the EU’s H2020 Framework Programme (H2020/2014-2020) under grant agreement no 671697. M. Moretó has been partially
supported by the Ministry of Economy and Competitiveness under Juan de la Cierva postdoctoral fellowship number
JCI-2012-15047. M. Casas is supported by the Secretary for Universities and Research of the Ministry of Economy and Knowledge of the Government of Catalonia and the Cofund
programme of the Marie Curie Actions of the 7th R&D Framework Programme of the European Union (Contract 2013 BP B 00243).
dc.description.abstract
Peer Reviewed
dc.description.abstract
Postprint (author's final draft)
dc.format
application/pdf
dc.relation
http://ieeexplore.ieee.org/document/8239832/
dc.relation
info:eu-repo/grantAgreement/EC/H2020/671697/EU/Mont-Blanc 3, European scalable and power efficient HPC platform based on low-power embedded technology/Mont-Blanc 3
dc.subject
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject
Memory management (Computer science)
dc.subject
Parallel processing (Electronic computers)
dc.subject
Cache coherence
dc.subject
Task-based programming models
dc.subject
Gestió de memòria (Informàtica)
dc.subject
Processament en paral·lel (Ordinadors)
dc.title
Reducing cache coherence traffic with a NUMA-aware runtime approach