dc.contributor
Universitat Politècnica de Catalunya. Departament de Ciències de la Computació
dc.contributor
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.contributor
Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals
dc.contributor
Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.contributor.author
Kondratyev, Alex
dc.contributor.author
Cortadella, Jordi
dc.contributor.author
Kishinevsky, Michael
dc.contributor.author
Pastor Llorens, Enric
dc.contributor.author
Roig Mansilla, Oriol
dc.contributor.author
Yakovlev, Alex
dc.identifier
Kondratyev, A. [et al.]. Checking signal transition graph implementability by symbolic bdd traversal. A: European Design and Automation Conference. "Proceedings the European Design and Test Conference, ED&TC 1995". Institute of Electrical and Electronics Engineers (IEEE), 1995, p. 325-332.
dc.identifier
0-8186-7039-8
dc.identifier
https://hdl.handle.net/2117/129092
dc.identifier
10.1109/EDTC.1995.470376
dc.description.abstract
This paper defines conditions for a Signal Transition Graph to be implemented by an asynchronous circuit. A hierarchy of the implementability classes is presented. Our main concern is the implementability of the specification under the restricted input-output interface between the design and the environment, i.e., when no additional interface signals are allowed to be added to the design. We develop algorithms and present experimental results of using BDD-traversal for checking STG implementability. These results demonstrate efficiency of the symbolic approach and show a way of improving existing tools for STG-based asynchronous circuit design.
dc.description.abstract
Peer Reviewed
dc.description.abstract
Postprint (published version)
dc.format
application/pdf
dc.publisher
Institute of Electrical and Electronics Engineers (IEEE)
dc.relation
https://ieeexplore.ieee.org/document/470376
dc.subject
Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
dc.subject
Asynchronous circuits
dc.subject
Electronic circuit design
dc.subject
Signal flow graphs
dc.subject
Sequential circuits
dc.subject
Circuits asíncrons
dc.subject
Estructura lògica
dc.subject
Circuits electrònics -- Disseny i construcció
dc.title
Checking signal transition graph implementability by symbolic bdd traversal
dc.type
Conference report
