Universitat Politècnica de Catalunya. Doctorat en Arquitectura de Computadors
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
Universitat Politècnica de Catalunya. CBA - Sistemes de Comunicacions i Arquitectures de Banda Ampla
2021
In network architectures based on Software Defined Networking (SDN) the control plane (control logic) is separated from the network data plane (forwarding plane) while traditional network routers combine both. Software Defined networks facilitates a centralized networking system where a logical controller manages the global view of the network. In this paper, we first propose a new metric on the controller placement problem (CPP) that simultaneously considers the communication latency and communication reliability both between switches and controllers and between controllers. Reliability is considered for single-link failure. We model the problem of determining the optimal controller placement to provide low latencies in the control plane traffic. The objective of this study is to minimize the average accumulated latency by jointly taking into account the latency between controller to switches and inter-controller while optimizing their placement for achieving an optimal balance simultaneously. The optimization problem is formulated as a mixed-integer linear programming (MILP) model under the constraints of latency and reliability. We evaluated the performance of our proposed metric by using the Internet2 OS3E network topology. Different from previous work, we focus on the control traffic exchanged among controllers to synchronize their shared data structure. Results demonstrate that the proposed method is promising.
This research was supported by the Spanish Ministry of Economy and Competitiveness under contract TEC2017-90034-C2-1-R (ALLIANCE).
Peer Reviewed
Postprint (author's final draft)
Conference report
English
Àrees temàtiques de la UPC::Enginyeria de la telecomunicació::Telemàtica i xarxes d'ordinadors; Software-defined networking (Computer network technology); Telecommunication -- Traffic -- Management; Control plane latency; Multiple controller placements; Single-link failure; Backup path; Mixed-Integer linear programming; Xarxes definides per programari (Tecnologia de xarxes d'ordinadors); Telecomunicació -- Tràfic -- Gestió
Institute of Electrical and Electronics Engineers (IEEE)
https://ieeexplore.ieee.org/document/9333864
info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2017-90034-C2-1-R/ES/DISEÑANDO UNA INFRAESTRUCTURA DE RED 5G DEFINIDA MEDIANTE CONOCIMIENTO HACIA LA PROXIMA SOCIEDAD DIGITAL/
Open Access
E-prints [73012]