To access the full text documents, please follow this link: http://hdl.handle.net/2117/130482
dc.contributor | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Peña Basurto, Marco Antonio |
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | Kondratyev, Alex |
dc.contributor.author | Pastor Llorens, Enric |
dc.date | 2000 |
dc.identifier.citation | Peña, M. [et al.]. Formal verification of safety properties in timed circuits. A: International Symposium on Advanced Research in Asynchronous Circuits and Systems. "Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000): April 2-6, 2000, Eilat, Israel: proceedings". Institute of Electrical and Electronics Engineers (IEEE), 2000, p. 2-11. |
dc.identifier.citation | 0-7695-0586-4 |
dc.identifier.citation | 10.1109/ASYNC.2000.836774 |
dc.identifier.uri | http://hdl.handle.net/2117/130482 |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.relation | https://ieeexplore.ieee.org/document/836774 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject | Asynchronous circuits |
dc.subject | Electronic circuit design |
dc.subject | Formal verification |
dc.subject | Safety |
dc.subject | Circuits |
dc.subject | Timing |
dc.subject | State-space methods |
dc.subject | Delay effects |
dc.subject | Computer architecture |
dc.subject | Logic |
dc.subject | Lakes |
dc.subject | Drives |
dc.subject | Circuits asíncrons |
dc.subject | Circuits electrònics -- Disseny i construcció |
dc.title | Formal verification of safety properties in timed circuits |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |